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ABSTRACT
This paper presents an automatic modulation classifier for
electronic warfare applications. It is a pattern recognition
modulation classifier based on statistical features of the phase
and instantaneous frequency. This classifier runs in a real
time operation mode with sampling rates in excess of 1
Gsample/s. The hardware platform for this application is a
Field Programmable Gate Array (FPGA). This AMC is sub-
sidiary of a digital channelised receiver also implemented in
the same platform.
1. INTRODUCTION
Automatic modulation classification (AMC) is the automatic
identification of the modulation format of transmitted signals
by observing the received data samples, which are corrupted
by the noise and fading channels. It is an intermediate opera-
tion between the signal detection and the data demodulation.
AMC plays an important role in civilian and military appli-
cations such as software-defined radio, cognitive radio, intel-
ligent modem, dynamic spectrum management, interference
identification, electronic surveillance and electronic warfare
[1, 2].
In general, the decision-theoretic methods and the pat-
tern recognition solutions are two groups of typical AMC
approaches [2]. Decision-theoretic approach is based on
the likelihood function [2, 3], where the modulation classi-
fication can be deemed as a multiple hypothesis test. The
decision-theoretic classifiers are optimal, but the correspond-
ing close-form solutions either are unavailable or involve a
numerical search of high computational complexity. This ap-
proach is not robust with respect to the model mismatch in
the presence of phase or frequency offsets, residual channel
effects.
On the other hand, in pattern recognition approaches
[2, 4] the modulation classifier is composed of two sub-
systems: a feature extraction subsystem, which extracts the
key features from the received signal, and a pattern recog-
niser, which processes those features and determines the
modulation type of the transmitted signal according to a
pre-designed decision rule. The most adopted features are
higher-order statistics [2, 4, 5].
In contrast to the decision-theoretic methods, pattern
recognition methods may be non-optimal but are simple to
implement in software, even though, their hardware imple-
mentation still poses a challenge. Following this approach,
we have designed a pattern recognition modulation classifier
based on statistical features of the phase and instantaneous
frequency of detected radar pulses followed by a hierarchical
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Figure 1: Digital channelised receiver for multiple signal de-
tection and automatic modulation classification.
decision tree. This classifier is intended for the classifica-
tion of radar signals in electronic warfare applications. It has
been implemented in a Virtex4 LX100 FPGA. This FPGA
has been filled up to a 16%, what allows implementing addi-
tional signal processing modules in the remaining area.
2. DIGITAL CHANNELISED RECEIVER WITH
AMC
Modern electronic interception systems must perform the
tasks of detection, classification, and identification in a diffi-
cult environment consisting of noise, interference, and mul-
tiple non-stationary signals [6]. Moreover, some waveforms
are intentionally designed to reduce the probability of in-
terception (low probability of interception, LPI, signals).
This environment demands advanced signal processing al-
gorithms running on digital receivers, which have been at-
tracting considerable attention over the past years [5, 6]. The
detector is based on a digital channelised receiver, which uses
time frequency analysis before detection and encoding (Fig.
1). Time-frequency analysis [5, 7] allows simultaneous de-
scription of a signal in time and frequency, so that the tempo-
ral evolution of the signal spectrum can be analysed. It has
become essential for non-stationary signal analysis; there-
fore, it is an appealing tool for the interception of many radar
and communication signals. Our digital channelised receiver
works on the time-frequency representation and builds fea-
ture vectors containing the information relative to the time
and frequency where each detection occurred. The encoder
clusters all the feature vectors belonging to the same signal
and estimates the pulse descriptor word (PDW).
Next (see Figure 1) we identify the main features of
the proposed channelised receiver. The sampling frequency
of the analog-to-digital converter (ADC) is 1.3 GSamples/s
with 10 bits. The time-frequency processor is based on a
128-point Fast Fourier Transform (FFT) with a Chebyshev
window with a dynamic range larger than 60 dB. The over-
lapping of the successive FFTs is M=64. Equivalently, this
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Table 1: Signal categories.
NM No modulation
AM Amplitude modulation
FM Nonlinear frequency modulation
LFMa Ascending linear frequency modulation
LFMd Descending linear frequency modulation
BPSK Binary phase modulation (Barker code, for example)
PM Polyphase modulation
BPSK-AM BPSK with amplitude modulation
PM-AM Polyphase and amplitude modulation simultaneously
is the decimation factor after filtering with a 128-point FFT.
The detector determines the sample blocks where the pulse
leading and trailing edges occur. A Neyman-Pearson test is
used: The amplitudes of the channels of the FFTs are com-
pared to a threshold, which fixes the false alarm probabil-
ity of the receiver. Once a pulse has been identified with
its Time of Arrival (TOA), pulse width (PW), and pulse am-
plitude (PA), its samples are further processed to extract the
features required for the AMC.
Within the encoder, clustering is needed because the sig-
nal can hop among the channels of the receiver (frequency
hopping signals or chirp signals). Finally, the AMC classi-
fies the detected signals according to their modulation, and
delivers this information to the encoder to create the PDW.
Figure 2: Block diagram of the encoder.
2.1 Automatic modulation classifier & PDW generator
Figure 2 shows the block diagram of the encoder for the gen-
eration of the PDW. Its main subsystems are the automatic
modulation classifier following the pattern recognition ap-
proach [1, 4, 5] and a module for the estimation of some
parameters of the pulse: carrier frequency ( fc), modulation
bandwidth for frequency modulations (BW), and number of
phase transitions for phase modulations. The AMC distin-
guishes among the nine categories shown in Table 1. These
categories have been selected because they represent real sig-
nals in radar and electronic warefare applications [8].
The receiver works on a block-by-block basis, namely
the input signal -amplitude and phase of the complex signal
coming out from the pulse detector- is divided into blocks
separately analysed by the AMC. The block-by-block opera-
tion is motivated by the concurrent implementation into FP-
GAs.
2.2 Features
The required features for our AMC are calculated for each
sample block. These features are compared with different
Figure 3: Hierarchical decision tree.
thresholds following the hierarchical decision tree depicted
in Figure 3. All the features except γAM , which is used to
detect amplitude modulation, are derived from the phase and
instantaneous frequency, fi(n), obtained from the phase in-
formation supplied by the FFT. The AMC proceeds follow-
ing the next steps.
Step 1. The frequency linear model is obtained by least
squares for the median-filtered instantaneous frequency data.
The length of the median filter is P=5. The model error, γFM
helps to separate non-linear FM:
γFM =
1
L
L
∑
n=1
| fi(n)− aˆn− ˆb|2 (1)
where aˆ and ˆb are the coefficients of the linear regression.
Step 2. Separation of non-modulated signals. We ob-
tained a linear model for the unwrapped input phase once the
effect of the carrier frequency is subtracted.
γNM =
1
L
L
∑
n=1
|φu(n)− cˆn− ˆd|2
φu(n) = unwrap(φ(n)− 2pi ˆfcMn)
where cˆ and ˆd are the coefficients of the linear regression,
and M is the decimation factor. The test is:
γNM ≷
NM
ThNM (2)
Step 3. Separation of phase-modulated signals and LFM
signals. The feature is the absolute value of the slope ob-
tained in the linear model of Step 1, γLFM = |aˆ|, and the
comparison is defined by:1515
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Figure 4: Statistics γLFM and γBPSK . Monte Carlo simulations
of BPSK signals with 100 trials per SNR. The signal identi-
fied with label “random” corresponds to a recorded signal
with BPSK modulation and 2 Mb/s.
γLFM
LFM
≷ ThLFM (3)
Step 4. Once the LFM signals have been grouped, the
sign of the slope aˆ is used for declaring ascending or de-
scending LFM signals. This classifier is unable to classify
correctly slow LFM signals. These signals are classified as
non-modulated signals.
Step 5. Separation of BPSK signals from other phase
modulated signals. If the phase of a BPSK-modulated signal
is multiplied by 2, the changes in the phase will be 2pi , and
they will be eliminated after unwrapping.
γBPSK =
1
L
L
∑
n=1
|φu2(n)− eˆn− ˆf |2
φu2(n) = unwrap(2[φ(n)− 2pi ˆfcMn])
where eˆ and ˆf are the coefficients of the linear regression,
and M is the decimation factor. The test is:
γBPSK
PM
≷
BPSK
ThBPSK (4)
Step 6. The amplitude modulation of the signal is de-
tected by calculating the variance of the amplitude nor-
malised by the squared mean amplitude (γAM). As can be
seen in figure 3, a signal can be simultaneously AM and PSK.
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Figure 5: Hardware architecture.
2.3 Threshold calculation
The different thresholds, Thi, are calculated by means of
Monte Carlo simulations for a collection of representative
signals and a broad range of Signal to Noise Ratio, SNR. Ad-
ditionally, real signals recorded with the implemented digital
channelised receiver were available. These signals were used
both to validate the threshold selection and the AMC. Fig-
ure 4 shows the procedure for the selection of the thresholds:
100 Monte Carlo trials for each signal and SNR are analysed.
The thresholds are selected to maximise the correct classifi-
cation of the whole set of relevant signals for the application.
Signals with low SNR are misclassified.
3. HARDWARE IMPLEMENTATION
The hardware architecture of the AMC is depicted in figure
5. The implementation is fully pipelined, what allows con-
tinuous processing just after the first sample arrives. The ar-
chitecture provides real time capability for the digital chan-
nelised receiver described in section 2.
As can be seen in figure 5, the sample flow arrives to
a CORDIC module that transforms cartesian coordinates to
amplitude and phase required by FIM module to obtain the
instantaneous frequency. This module also carries out the
median filtering. Afterwards, the key features for the mod-
ulation classification can be computed in the AM, PSK and
LFM modules. These modules include computationally in-
tensive calculations such as linear regressions or FIR filter-
ing. The output of these modules is compared against the
thresholds kept in a configurable register file included in the
control module. This control module sequences the block-
by-block operation of the AMC. Finally, the ouput module
performs the hierarchy decision tree and integrates the whole
sequence results from the block partial results. Figure 6
shows the correspondece between the algorithm described in
section 2 and the resulting hardware modules (surrounded by
a dashed line).
Next, after the most decisive implementation issues are
discussed, the main hardware modules will be described in
more detail.
3.1 Implementation details
When implementing the AMC system two hard constraints
were considered.
• First, to minimise the use of FPGA up to 25% of re-
sources to allow room for other important subsystems:1516
Figure 6: Identification of algorithmic modules with hardware architecture modules.
detection and communication infrastructure.
• Second, the module had to provide real time process-
ing. As mentioned in section 2 we deal with an ADC
of 1.3 Gsamples/s and the AMC module can receive a 20
Msample/s rate after the 128-FFT filtering and a 50 %
overlapping.
• Finally, there is an additional latency constraint to pro-
vide the classification once the last sample arrives.
Concerning these hard constraints a key design decision
was the use of block-by-block operation, what avoids any
overflow even if the input sequence is arbitrarily long. Fur-
thermore, bitwidths are always within reasonable bounds.
Based on the hardware implementation we have chopped the
sequence in 256 sample blocks.
To save area, before comparing threshold values against
the resulting feature values (see section 2.2) we have multi-
plied every threshold by the resulting feature divisor to avoid
the use of expensive dividers.
Next, the main characteristics of the main hardware mod-
ules that appear in figure 5 are described briefly while a spe-
cial section is devoted to the linear regression module that
has been designed for LFM and PSK modules.
3.1.1 CORDIC
Given that the input to this AMC system comes from an FFT
we need transforming cartesian coordinates to amplitude and
phase. CORDIC algorithm is the best design choice in terms
of area and performance since it only occupies a small frac-
tion of the final AMC area (see section 4 for more details).
The impact of choosing CORDIC in the final architec-
ture is determinant. Other alternatives would require com-
putations based on square amplitude values with the cor-
responding increase in bitwidths or the implementation of
a square root operator. Furthermore, the calculation of the
phase would require a divisor and arctangent operators [9].
3.1.2 FIM
Once we have amplitude and phase, the FIM module is in
charge of performing fundamental operations required by the
computation of AM, LFM and PSK features. More in detail,
this module computes the instantaneous frequency and re-
duces the spikes in the instantaneous frequency through me-
dian filtering (L= 5).
Other important functions carried out by this module are:
• The synchronization of the input sequences all through
the feature computation modules. This is accomplished
by means of FIFOs.
• The computation of the number of phase jumps.
• Bandwidth computation from the instantaneous fre-
quency after median filtering.
3.1.3 AM, LFM and PSK Modules
For the feature calculation, AM module computation is based
on the use of the sequence of amplitudes while LFM and PSK
computations are based on phase and frequecy information.
The AM module compares the variance of the amplitude
against the threshold multiplied by squared mean amplitude,
given that the variance depends on the signal power. This
comparison avoids a divisor.
The core of LFM and PSK modules is the implementa-
tion of a linear regression procedure of the input data pro-
viding the values for the slope and the approximation error.
The implementation of this module is based on reordering the
mathematical expression what simplifies the divisions since
additions are transformed into powers of N.
In the regression we calculate terms of order O(N6) what
results in a significant increase in the bitwidth of intermediate
variables. Thus, the number of samples is bounded to N =
256, which is the block size.
3.1.4 Control and Output Modules
Control is an FSM-based module in charge of splitting the se-
quence in blocks and controlling the sequencing of all mod-
ules. This module includes a RAM memory storing the dif-
ferent thresholds that can be reconfigured through an address
port.
The Output module implements the decision tree based
on the features provided by previous modules for each block.1517
Table 2: Hardware performance and resource use.
Frequency (MHz) 100,3
Latency (cicles) 110
Area (Slices, %) 7918 out of 49K, 16%
Area (DSP48S, %) 23 out of 96, 24%
Table 3: Area distribution among the different modules.
Module Area (%)
CORDIC 6.5
FIM 5.5
AM 14
LFM 28.5
PSK 42.5
Control 1
Output 2
The decision tree has been implemented by means of a
lookup-table. A single output is provided for the whole se-
quence upon individual block results.
4. EXPERIMENTAL RESULTS
The AMC has been implemented in a Xilinx Virtex4 LX100
FPGA. The most significant results appear in Table 2. As
can be seen, the final implementation has fully exploited the
use of built-in multipliers while leaving more free space in
slices. More in detail, in Table 3 the percentage occupied by
each sub-module is enumerated. As can be seen, the largest
modules are those that include the linear regression blocks,
consuming approximately 71% of the total area. It is remark-
able that the CORDIC sub-module only requires a 6.5% of
the final area.
The VHDL code has been highly parameterised to ease
the adaptation of the implementation to different cases:
bitwidth, constants, statistics, threshold and number of
stages.
The implementation has been exhaustively validated at
different levels (behavioral, post synthesis, post place and
route and in-board) and with different benchmarks (differ-
ent signals and with a broad range of SNRs). The hardware
detection results have been also contrasted against the high
level simulation models implemented in Matlab. As can be
seen in Table 2, the FPGA has been filled up to 16% and the
resulting frequency is 100 MHz (100 Msamples/s), over the
real time requirements of the system. When comparing with
the initial constraints (see section 3.1), the final area is be-
low the target (25 %) and we have achieved a five time faster
implementation (20 Msamples/s input rate was required).
Our AMC performance has been evaluated for a broad
set of signal and SNR margins with excellent results (see Ta-
ble 4). Sensitivity is defined as the SNR at the input of the
time-frequency processor (see Figure 1). The main limitation
of this classifier is related to the fact that the signals at the
input of the AMC are decimated by the digital channelised
receiver. Therefore, slow phase-modulated signals are clas-
sified as frequency modulated signals. A possible solution
for this limitation could be the use of more complex decision
regions or the selection of more sophisticated statistics.
It is difficult to compare with other related works because
the FFT-based channelised receiver reduces the input noise
and decimates the input signal to the AMC.
Table 4: AMC performance evaluation.
Signal Description Sensit. (dB)
FSK ∆ f = 5MHz, Ts ≥ 128 samples -3
FSK ∆ f ≥ 10MHz, Ts ≥ 64 samples -5
CW - -5
LFM 5−350MHz, 5−20µs -5
2-4-8PSK Ts ≥ 256 samples -2
Huffman 5,13,15 Ts ≥ 512 samples 0
Frank Ts ≥ 512 samples 0
P4 Ts ≥ 512 samples -2
5. CONCLUSIONS
We have designed and implemented an automatic modulation
classifier, which complements the detection task performed
by a digital channelised receiver. Both detection and modu-
lation classification tasks are carried out in real time due to
an optimised implementation of this EW receiver in a FPGA
platform.
The FPGA implementation of this AMC has been accom-
plished fulfilling hard area and performance constraints. It is
a fully pipelined architecture that works in a block-by-block
basis and includes efficient parallel computation for all de-
fined modulation features. Extensive simulations and proto-
type tests validate the designed AMC and its corresponding
hardware architecture.
Further research is in progress to analyse new features
which could improve the separation of the signals, and could
be used for a larger variety of signals.
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